


























Running Neuron Models on      
SpiNNaker


























Interests in Neuromorphic Computing
 Large-scale simulations of the brain
 Current technology is not well suited for large-scale parallel processing
 Accelerated simulation of neural networks exceeding biological real-time
 Bridge temporal scales
 Traditional simulations are too slow for the study
of plasticity and learning
 Brain-inspired computational solutions for practical applications
































• Analog-digital mixed signal systems












































































• Standard cell and application specific chip (ASIC)
• Field-programmable gate array (FPGA)
• Application specific instruction set processor (ASIP)
• Digital signal processor (DSP)
• General purpose processor (GPP)















































• Dendritec trees and axons
• Spike generators


































































































































• Dendritec trees and axons

































































• Dendritec trees and axons
• Spike generators
























































































• Large variety of neuron types with different properties
Flexibility and malleabitlity
Reproducibility and cross-validation of simulation results
Compatibility with existing tools
Ease of use for non hardware specialists





























































Integration into existing HPC landscapes
Interactivity and visualization
Usability
Co-design and technical standards
Software engineering


































































































































• Analog-digital mixed system
• Implements two neuron models
• Adaptive exponential neuron model
• Integrate & fire neuron model
• Two levels of plasticity
• Short-term depression and facilitation
• Spike time dependend plasticity (STDP)
BrainScaleS





























[Schemmel et al., „A Wafer-Scale Neuromorphic Hardware System for Large-Scale Neural Modeling“ (2010)]
• Wafer-scale integration
• Inter-reticle connections
• Each wafer incorporates
• ~200.000 neurons
• 44 x 106 synapses
• 14336 pre-synaptic inputs per neuron possible





























[HBP Neuromorphic Platform, The BrainScaleS (NM-PM-1) system in Heidelberg on 30 March 2016]
• 20 x 8-inch silicon wafers 
• 4 million neurons
• Operates at accelerated biological
real-time: 104 times faster
• Expected to stay below 1 KW/wafer
• PyNN API for simulator-independent 
specification of neuronal network
models




























• Fully digital many-core system
• SpiNNaker chip
• Energy efficient ARM968 processor core (~1 Watt/chip)
• 32 Kbyte ITCM, 64 Kbyte DTCM
• 128 Mbyte stitch-bonded SDRAM
• Globally asynchronous locally synchronous (GALS)
system with 16+2 ARM cores per chip
• AER-based communication infrastructure
• Hexagonal mesh topology




























• Available hardware setups




(number of 48-node boards
wired together as a single machine)
• 600-board machine
























































• Biologically real-time simulation (1 ms resolution,  adjustable)
• Targeting towards simulations of 1 billion neurons (1% of the human cortex)
• Software stack
• PyNN API for simulator-independent specification of 
neuronal network models
• 5 built-in neuron and synapse models
(Current and conductance based leaky integrate & fire and
Izhikevich models)




























• Next generation SpiNNaker chip
• 33 quad cores per chip
• EXP, LOG and RNG build-in functions
• Single precision FPU !
• Current core has no FPU: 32Bit fixed point S16.15
Simulation results might not be accurate and comparable





























• Creating an application for the neuromorphic hardware requires 
expertise in a broad spectrum of disciplines. 
Solution:
• Create an abstract specification and use code generators to 
run the model.





























V_m mV = 0mV
end
equations:
V_m' = -V_m/tau_m + I_syn/C_m
end
parameters:
C_m pF   = 250pF
tau_m ms = 10ms














Creating a Neuron Model with NESTML




































The Code Generator captures the domain knowledge
 Instead of solving individual problems every time manifest the 
knowledge in a code generator.
 Use an abstract model capturing the model essence to create a 
portable neuron specification.
Code Generators
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